covered 0.7.10-3 source package in Ubuntu

Changelog

covered (0.7.10-3) unstable; urgency=medium

  * debian/patches/clang-ftbfs.diff: mark inline function with
  '__attribute__ ((gnu_inline))' to fix FTBFS with GCC-5.
    Also update forwarded patch URL. (Closes: #777821)
  * debian/copyright: Update copyright years.
  * Update my email address.
  * debian/patches/manpage.diff: Update forwarded patch URL, and add upstream
    bug URL.
  * Update to Tcl/Tk 8.6
    + Added debian/patches/tcl8.6.diff patch.
  * debian/control: Bumped Standards-Version to 3.9.6

 -- أحمد المحمودي (Ahmed El-Mahmoudy) <email address hidden>  Wed, 17 Jun 2015 12:32:10 +0200

Upload details

Uploaded by:
Debian Electronics Team
Uploaded to:
Sid
Original maintainer:
Debian Electronics Team
Architectures:
any all
Section:
electronics
Urgency:
Medium Urgency

See full publishing history Publishing

Series Pocket Published Component Section
Xenial release universe electronics

Downloads

File Size SHA-256 Checksum
covered_0.7.10-3.dsc 1.7 KiB 55da25e0e7be0e96752fa5987cb170c0d6eb3084badc6b9ec248ddaa0026bda9
covered_0.7.10.orig.tar.gz 3.0 MiB 08b859665ae1351d9641ebab08d049beb378ba3bceb4ed2c5fac01b2f1738f57
covered_0.7.10-3.debian.tar.xz 4.8 KiB 40a117b927ea86a6032c8c415df8f2be8a27386476ab4d2575ea89c9cc08f8f3

Available diffs

No changes file available.

Binary packages built by this source

covered: No summary available for covered in ubuntu zesty.

No description available for covered in ubuntu zesty.

covered-dbgsym: No summary available for covered-dbgsym in ubuntu wily.

No description available for covered-dbgsym in ubuntu wily.

covered-doc: Verilog code coverage analysis tool - documentation

 Covered is a Verilog code coverage utility that reads in a Verilog design and
 a generated VCD/LXT dumpfile from that design and generates a coverage file
 that can be merged with other coverage files or used to create a coverage
 report. Covered also contains the GUI coverage report utility that reads in a
 coverage file to allow interactive coverage discovery. Areas of coverage
 measured by Covered are: line, toggle, memory, combinational logic, FSM
 state/state-transition and assertion coverage.
 .
 This package contains the documentation.